

# A Synchronous, Step-down from 3.6V to 1.0V, 1MHz PWM CMOS DC/DC Converter

Isao Furukawa and Yasuhiro Sugimoto  
Dept. of Electrical, Electronic, and Communication Eng., Chuo University  
1-13-27, Kasuga, Bukyo-ku, Tokyo 112-8551, Japan  
sugimoto@sugi.elect.chuo-u.ac.jp

## Abstract

*A new, synchronous, step-down from 3.6V to 1.0V, 1MHz PWM CMOS DC/DC converter IC with light-load mode control capability was developed. The power efficiency reached 80% at 80mA of load current, with a ripple of less than 20 mV. Only a 10 $\mu$ H and 47 $\mu$ F external inductor and capacitor, respectively, are needed.*

## 1 Introduction

A lithium-ion battery whose voltage ranges from 3.6V to 3.0V is widely utilized in mobile information and communication equipment. On the other hand, it is LSIs that bring those equipments in commercial. LSIs' supply voltages decrease because LSIs are severely limited by device breakdown voltages and because they need to achieve low power dissipation. A large difference exists between the battery voltage and the LSI supply voltage. In order to fulfill this difference, a step-down DC/DC converter is used [1]. However, it is usually difficult to achieve high power efficiency for a step-down DC-DC converter with the battery voltage as an input and with an output voltage below 1V. Thus there exists an urgent need to improve the DC-DC converter's power efficiency.

We have tried to realize a step-down DC/DC converter with an input voltage of 3.6V and

with an output voltage below 1V together with a power efficiency of more than 80%. This paper describes the device's design and experimental results.

## 2 DC/DC converter architecture

Our purpose is to realize a new step-down DC/DC converter having the features described above. In order to realize these requirements, we adopted a fixed-frequency PWM-type converter structure as shown in Figure 1.

The frequency of the triangular waveform is 1MHz and a light-load mode control capability is included. The output circuit consists of PMOS (MP) and NMOS (MN) transistors which are connected in series between  $V_{in}$  and ground terminals. There is a feedback loop between  $V_{out}$  and the input of an error amplifier. The voltage difference between the  $V_{out}$  and  $V_{ref}$  is amplified by the AC error amplifier. A comparator then compares the voltage between the output of the error amplifier and the output of a triangular waveform generator. The pulse width of the comparator output depends on the voltage at the  $F_{Bin}$  terminal, that is,  $V_{out}$ . The feedback for stabilizing the output voltage  $V_{out}$  is thus established. After that, this PWM signal is modified and applied to the gates of output




Fig. 1: Block diagram of the newly designed DC/DC Converter







Fig. 4: Pulse control and output circuit

becomes high after a short delay time. When the comparator output becomes low, the gate voltage of the MN immediately falls and that of the MP decreases after a short delay time. This ensures the non-overlap operation of the control voltage for the MN and MP, thus eliminating the possibility of flowing direct current.


Figure 5 indicates how the reverse current flowing an inductor in light-load mode is inhibited. In a light-load mode, the energy stored in an inductor is released completely during the time interval when the MN in Figure 1 turns on. As the MN continues to turn on, the energy stored in a capacitor begins to be released. As a result, the reverse current flows in an inductor. Power is lost when this happens. In order to prevent this situation, the circuit shown in Figure 5(a) is introduced. The operation is further indicated in Figure 5(b). The reverse current can be detected by monitoring the waveform at the Out terminal as shown in Figure 1. When the reverse current begins to flow, the voltage at the Out terminal jumps from the negative value to the positive value. This is detected by the comparator at time B in Figure 5(a) and generates a reset signal for the S-R flip-flop. When a NMOS switching signal is applied to the circuit shown in Figure 5(a), the set signal for the S-R flip-flop is generated. Therefore, the driving signal for the MN gate finally becomes one such as that as shown in Figure 5(b). As a result, MN is activated only during the time interval between A and B when the energy is stored in an inductor.

## 5 Evaluation results

The circuit is actually designed and fabricated by using MOS  $2\mu\text{m}$  devices. Figure 6 shows load current vs. power efficiency characteristics. When  $I_{\text{load}}$  is 80mA, the power efficiency reached 80%. The on-resistance of the MP and MN was measured at 0.4 ohm and 0.3 ohm, respectively. If we assume that each MP and MN conducts half the duration of the fixed time



(a) Light-load mode control circuit



(b) Waveform at each point

Fig. 5: Light-load mode control circuit

interval, 2.2mW is consumed in these transistors. This is just 2.2% of the total power, allowing for further improvement in the future. The light-load mode operation is enabled by an external control terminal. Operation of the light-load mode control increases the power efficiency by about 20% when  $I_{\text{load}}$  is 5mA as can be seen in the figure. This verifies the effectiveness of the control below the load current of 20mA.

Figure 7 shows the output waveform which was measured across the capacitor  $C_{\text{ex}}$  in Figure 1 when  $I_{\text{load}}$  is 100mA. The ripple was measured at less than 20mV.

Figure 8 shows the frequency spectrum of the  $V_{\text{out}}$ . The fundamental frequency of the fixed time interval was 1MHz and its magnitude was 5.1mV. The second harmonic was measured at 1.3mV.

Figure 9 verifies the light-load mode control operation when  $I_{\text{load}}$  is 10mA. The waveform is measured at the Out terminal shown in Figure 1. The MN in Figure 1 becomes off when the reverse current-flow in an inductor is detected, then free oscillation due to the external inductor and capacitor begins because they are left open in the loop which consists of an inductor, a capacitor, and the MN. The free oscillation waveform verifies that the MN is turned off during this interval. Table 1 summarizes the chip performance.

## 6 Conclusion

We were able to demonstrate the operation of a 3.6V input and 1.0V output CMOS DC/DC converter which realizes a power efficiency of more than 80%. We greatly thank the Ricoh corporation for fabricating the chip.

### reference

- [1] S.Sakiyama, J.Kajiwara, M.Kinoshita, K.Satomi, K.Ohtani and A.Matsuzawa, "An On-Chip High-Efficiency and Low-Noise DC/DC Converter Using Devided Switches with Current Control Tequique", Proceedings of ISSCC99, pp.156-157, February 1999.
- [2] R.Wang and J.Dunkley, "Threshold Voltage Variations with Temperature in MOS transistors", IEEE transactions on Electron Devices, Vol.ED-18, pp.386-388, June 1971.
- [3] R.A.Blauschild, P.A.Tucci,R.S.Muller and R.G.Meyer, "A New NMOS Temperature-Stable Voltage Reference", IEEE J. of Solid-State Circuits, Vol.SC-13, No.6, pp.767-774, December 1978.




Fig. 6: Load current vs. power efficiency




Fig. 7: Output waveforms




Fig. 8: Frequency spectrum of the output




Fig. 9: Waveform at the out terminal in light-load mode

Tab. 1: Overall chip performance

Technology	2 $\mu$ m CMOS
Inductor (off-chip)	10 $\mu$ H
Capacitor (off-chip)	47 $\mu$ F
Switching Frequency	1MHz
Efficiency	80% @ $I_{LOAD}=80mA$ 3.6V $\rightarrow$ 1.0V
Input Voltage	2~5V
output Voltage	1.0V
output ripple	< 20mV