

A 1.5 V, 30 Msps, 9- to 10-bit equivalent Current-mode CMOS Sample-and-hold Circuit

Yasuhiro Sugimoto

Department of Electrical and Electronic Engineering, Chuo University, Japan

E-mail: sugimoto@sugi.electo.chuo-u.ac.jp

Abstract

A new video-speed, current-mode, CMOS, sample-and-hold circuit has been developed. It operates with a supply voltage as low as 1.5 V and a signal-to-noise ratio (S/N) of 57 dB and 54 dB at clock frequencies of 20 MHz and 30 MHz. It consists of current mirror circuits with an analog switch and a capacitor placed in differential form to achieve high accuracy without being affected by the switch feed-through error. Voltages at the input and the output terminals of the current mirror circuit are kept constant to obtain precise current matching. The circuit was fabricated using 0.6 μm MOS devices with normal threshold voltages (V_{th}) of +0.7 V (NMOS) and -0.7 V (PMOS).

1. Introduction

Today, LSI supply voltages are decreasing because LSIs are severely limited by device breakdown voltages and because they need to achieve low power dissipation. However, it is usually difficult to lower the voltage of analog circuits while preserving high-precision and high-speed characteristics. When the voltage range available for the signal is reduced, the signal-to-noise ratio and distortion deteriorate. The influence of reducing the supply voltage is therefore severe. Our approach to solve this problem is to use signal current instead of signal voltage as a carrier of information [1]. Low-power, low-voltage operation is possible because the voltage change in each node is suppressed. Furthermore, high-speed operation is possible because the impedance of each node becomes low. Until now, however, there has been no practical demonstration of the low-voltage, high-speed operation capabilities, except for low Q filters [2]. It is difficult to match input and output currents well, and this limits the overall performance of an analog circuit. This paper presents the design and evaluation results of a MOS sample-and-hold circuit that realizes 1.5 V operation, 30 MHz sampling and 9- to 10-bit level accuracy.

2. High-precision current mirror circuit

Figure 1 shows the conventional MOS current mirror circuit which is configured as a low-voltage sample-and-hold circuit. M1 and M2 form a simple current mirror when SW1 is on, and input signal current is mirrored to the output. When SW1 turns off, the gate-to-source voltage of M2 at that time is memorized in Ch1. This voltage across the capacitor remains constant, so I_{out} becomes constant, accomplishing the input current hold operation. To convert the input voltage to the current, external resistor R_{in} is used. The voltage at terminal IN, however, changes nonlinearly as the input signal level changes as shown in the figure, introducing a signal-dependent current conversion error. The drain-to-source voltage of M1 also changes as input signal changes, resulting in a change of the current mirror ratio. The output voltage (V_{out}) is fixed in this case.

To resolve this issue, we should insert a positive amplifier between terminal IN and the gate of transistor M1. This is shown in Fig. 2. PMOS transistor M3 with its bulk terminal connected to V_{cc} and a current source I_{b1} form the positive amplifier. In the figure, current $(J+I_{in})$ flows in n-channel transistor M1, while V_{IN} at terminal NIN is fixed by the gate-to-source voltage of p-channel transistor M3. The current through transistor M3 is the constant current I_{b1} ; therefore, its gate-to-source voltage remains constant. The input voltage change ΔV_{NIN} becomes

$$\Delta V_{NIN} = (g_{ds3}/g_{m1}g_{m3})I_{in} \quad (1)$$

where g_{m1} is the transconductance of transistor M1, and




Figure 1. Conventional low-voltage sample-and-hold circuit




Figure 4. Low-voltage, high-performance sample-and-hold circuit

the chip are currents, they were converted to voltage by using external operational amplifiers on an evaluation board.

Figure 6 presents the results of a beat frequency test in which harmonics of the 9.9 MHz input signal (upper trace) are mixed with a 20 MHz clock and produce a beat frequency (lower trace). This test checks to what extent the circuit can track input amplitude changes.

Figure 7 illustrates the frequency spectrum of the output waveform with a 30 MHz clock. The input signal was full-scale with a frequency of 1 MHz. RBW was 100 KHz; VBW, 1 KHz; and frequency span, 15 MHz. The observed noise level was -85 dBm, while the fundamental, second, and third harmonics were -10 dBm, -58 dBm and -59 dBm, respectively.

Figure 8 shows the signal-to-noise ratio with changing input signal frequency in the sample-and-hold mode. The bold line shows the S/N value when the clock frequency was 30 MHz; the chained line shows the S/N with a 20 MHz clock. The S/N at low frequency reached 54 dB and 57 dB for clocks 30 MHz and 20 MHz. The S/N was not significantly degraded even for a 15 MHz input signal. We can conclude that the S/N was 9-bit level for a 30 MHz clock and 10-bit level for a 20 MHz clock.

Figure 9 shows a photograph of the chip, and Table 1 summarizes the chip's overall performance. Power dissipation was 2.3 mW.

5. Conclusion

We were able to demonstrate 1.5 V operation of a 30 Msps CMOS current-mode sample-and-hold circuit. This was achieved using transistors with normal V_{th} values.

6. Acknowledgement

The author would like to thank Ricoh Corporation, Tokyo for fabricating the chip.

7. References

- [1] C.Toumazou, J.B.Hughes & N.C.Battersby, " SWITCHED-CURRENTS an analogue technique for digital technology ", IEE circuits and systems series 5, Peter Peregrinus Ltd., 1993.
- [2] Lu P.H., Wu C.Y. and Tsai M.K., " Design Techniques for Tunable Transconductance-C VHF Bandpass Filters ", IEEE J.Solid State Circuits, Vol.29, No.9, pp.1108-1116, September 1994.
- [3] Sugimoto Y., Tokito S., Kakitani H. and Seta E., " A current-mode bit-block circuit applicable to low-voltage, low-power pipeline video-speed A/D converters ", IEICE Trans. Fundamentals, vol.E79-A, no.2, pp.199-209, February 1996.




Figure 5. Input and output waveforms ($f_{in}=1$ MHz, 0 dB full scale input, $V_{cc}=1.5$ V, clock=20 MHz)




Fig. 6 Result of the beat frequency test (upper, In; lower, out; $f_{in}=9.9$ MHz, 0dB of full scale; $V_{cc}=1.5$ V; clock=20 MHz)




Figure 9. Microphotograph of the chip




Figure 7. Spectrum of the output signal ($f_{in}=1$ MHz, 0 dB full scale input, $V_{cc}=1.5$ V, clock=30 MHz, RBW=100 KHz, VBW=1 KHz, span=15 MHz)

Table 1. Overall chip performance

Item	Value	Unit
V_{cc}	1.5	V
S/N		
1MHz, clock 30MHz	54	dB
15MHz, clock 30MHz	45	dB
1MHz, clock 20MHz	57	dB
Distortion 1MHz input 2nd clock 30MHz	-48	dB
Power dissipation	2.3	mW
Process	CMOS 0.6μm	
V_{th} NMOS	+0.7	V
PMOS	-0.7	V




Figure 8. Input signal frequency vs. S/N (0 dB full scale input, $V_{cc}=1.5$ V)