A Realization of a Below-1-V Operational and 30-MS/s Sample-and-Hold IC With a 56-dB Signal-to-Noise Ratio by Applying the Current-Based Circuit Approach

Yasuhiro Sugimoto, Member, IEEE

Abstract—This paper demonstrates the low-voltage and low-power operation of a MOS sample-and-hold circuit while preserving speed and accuracy, aiming at the realization of a pipelined low-voltage and low-power analog-to-digital converter on a system large-scale integrated circuit. It was fabricated by utilizing 0.35-μm CMOS technology. The main feature of this circuit is that all the input, signals, and output are in the current form. The circuit consists of simple current mirrors. In order to eliminate the signal-dependent current transfer ratio error, voltages at the drain terminals of mirror transistors are fixed as constant. A source degeneration resistor, which is a transistor in the triode operational region, is connected to a mirror transistor in order to alleviate the influence of the threshold and transconductance parameter variations. Control signals are boosted in voltage and applied to the gate of switch NMOS transistors in the signal path in order to reduce the on-resistance of analog switches. A differential configuration is adopted throughout the entire circuit and effectively cancels switch feedthrough errors. As a result, a 30-MS/s operation with a signal-to-noise ratio (SNR) of 56 dB from a 1-V supply has been achieved, when the input current is ±200 μA. The chip even operated down to 0.85 V with a 20-MHz clock. The SNR was measured as 50 dB with an input current of ±100 μA.

Index Terms—0.35-μm CMOS, 0.85-V operation, 30 MS/s, 56 dB of signal-to-noise ratio (SNR), current-based circuits, sample and hold.

I. INTRODUCTION

LARGE-SCALE integrated (LSI) circuit’s supply voltage continuously decreases. Although this supply voltage reduction is the direct consequence of device size reduction in the LSI process, it is very difficult for analog LSIs to keep up with this trend because of the reduction of dynamic range and the deterioration of signal-to-noise ratio (SNR). Among various functions, analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) are major analog functions which are commonly installed together with logic functions. They are inevitably required to operate with the same supply voltage and LSI process as those of logic functions. In order to achieve the low-voltage and high-frequency operation of analog circuits, three strategies are considered. The first is the use of current rather than voltage as an information carrier [1]. The second is the suppression of voltage swing at each node even when the signal changes. The third is to boost the control voltage for an analog switch in order to reduce the on-resistance [2]. Based on these approaches, a sample-and-hold circuit is designed and fabricated using 0.35-μm CMOS technology, intending its application as the core part of the pipelined ADC.

The purpose of this paper, therefore, is to clarify whether the low-voltage operation of a sample-and-hold circuit while preserving its high-frequency and high-accuracy characteristics is realizable. In Section II, the voltage-based and current-based circuit approaches are compared in regard to the realization of a low-voltage sample-and-hold function of the ADC. Section III proposes a new circuit, which forms the core part of the designed sample-and-hold circuit, and analyzes the effect of fixing the node voltage both in dc and ac. Section IV continues to analyze the effect of the source degeneration resistor and shows its actual implementation. Section V describes the circuit design of this sample-and-hold circuit. Section VI shows the result of the chip evaluation, and Section VII concludes this study.

II. COMPARISON OF VOLTAGE-BASED AND CURRENT-BASED APPROACHES

In the voltage-mode pipelined ADC, an operational amplifier, capacitors, and analog switches are used to perform the sample-and-hold operation as well as the subtraction and the residue amplification in a bit-block. In sample mode, a bit-block circuit is constructed as shown in Fig. 1(a). When in hold-and-residue amplification mode, a bit-block circuit is constructed as shown in Fig. 1(b). Based on the discussion in [3], the output voltage $V_o$ is calculated to be

$$V_o = \frac{C_s + C_f}{1 + \frac{C_f}{A} \frac{A}{C_s}} \times V_{in}. \quad (1)$$

especially when $C_f = C_s$, (1) yields to

$$\frac{V_o}{V_{in}} \approx 2 \left(1 - \frac{2}{A}\right). \quad (2)$$

In this case, a gain of 2 is ideal, and gain A should be greater than 2000 (66 dB) if we need a gain error of less than 0.1%.

Manuscript received February 3, 2003; revised September 12, 2003. This paper was recommended by Guest Editors A. Rodríguez-Vázquez, F. Mediero, and O. Feely.

The author is with the Electrical, Electronic, and Communication Engineering Department, Chuo University, Tokyo 112-8551, Japan (e-mail: sugimoto@sugi.elect.chuo-u.ac.jp).

Digital Object Identifier 10.1109/TCSI.2003.821295
This corresponds to the allowable gain error for the first stage of a 10-b pipelined ADC.

Another constraint for the low-voltage operational op-amp is the unity gain bandwidth. The settling time of $V_o$ in Fig. 1(b) is determined by the gain–bandwidth product of the op-amp. Fig. 1(c) shows the equivalent circuit of Fig. 1(b), where $\beta$ is the feedback ratio. Suppose that the voltage gain of the op-amp has the following frequency characteristic:

$$A_{OL}(s) = \frac{A_{OL}(0)}{1 + s\tau_{OL}}$$  \hspace{1cm} (3)

where $1/\tau_{OL}$ is the -3-dB cutoff angular frequency of the op-amp. When the step input is applied to this circuit, the output $V_o(t)$ becomes [3]

$$\frac{V_o(t)}{V_o \text{ final}} = 1 - e^{-(t/\tau_{CL})}$$  \hspace{1cm} (4)

where $\tau_{CL} = \tau_{OL}/\beta A_{OL}(0)$. Provided that $A_{OL}(0) \gg 1$, the condition for the output voltage error to settle within $N$-bit accuracy is

$$e^{-(t/\tau_{CL})} \leq 2^{-N}.$$  \hspace{1cm} (5)

As the unity gain bandwidth $\omega_u$ of the op-amp is expressed as

$$\omega_u = \frac{A_{OL}(0) - 1}{\tau_{OL}} \approx \frac{A_{OL}(0)}{\tau_{OL}},$$  \hspace{1cm} (6)

the settling time $t_{\text{Nhbt}}$ of the circuit shown in Fig. 1(c) becomes

$$t_{\text{Nhbt}} \geq \frac{N\ln2}{\beta \omega_u}.$$  \hspace{1cm} (7)

In the case $N = 10$, $f_{\text{ADC}} = 30$ MHz, that is, $t_{\text{Nhbt}} = 16.5$ ns, $\beta = 1/4$, we have

$$f_u \geq 267$$  \hspace{1cm} (8)

This means that we need an op-amp having a gain–bandwidth product of more than 267 MHz in order to realize a 30-MS/s 10-b pipelined ADC. In the sample mode shown in Fig. 1(a), the input impedance of an op-amp increases as the input signal frequency increases due to the op-amp gain reduction. Therefore, it is more efficient for the op-amp to have higher unity gain bandwidth. Notice that these requirements for the op-amp should be realized with a supply voltage of 1 V or less. This may be a difficult requirement for voltage-based analog circuits [4].

On the other hand, a current-based circuit is considered to have wide frequency bandwidth [5], [6]. This is because the impedance at each node is low, thus making high-frequency operation possible. Two simple current-based sample-and-hold circuits are shown in Fig. 2. Assume in Fig. 2(a) that the switch’s on-resistance is zero, that transistors $M_1$ and $M_2$ are identical, and that the output voltage is fixed to the constant value $V_o$. For $i_{\text{in}}$ change by steps, the time constant $\tau$ associated with the settling time at terminal A is calculated to $2C_{\text{gs}}/g_m$, where $g_m$ is the transconductance of $M_1$. For $C_{\text{gs}} = 0.2$ pF and $g_m = 1$ mS, $\tau$ and the loop bandwidth become 0.4 ns and 400 MHz, respectively. The same kind of argument is applied for the circuit in Fig. 2(b) except that the gate capacitor is only $C_{\text{gs}}$.

The low-voltage operation capability of the circuit shown in Fig. 2 is rather evident. If the switch control voltage is not considered, then the minimum supply voltage becomes $V_{\text{dd}} + 2\Delta$ for both circuits, where $\Delta$ is the minimum drain-to-source voltage necessary for a transistor to operate in a saturation operational region.

Among the circuits seen in Fig. 2, the second-generation switched-current circuit shown in Fig. 2(b) is superior to the first-generation switched-current circuit in Fig. 2(a) in that it does not suffer from device parameter mismatch because it uses the same transistor for sampling and holding the signal current. The first-generation switched-current circuit has an accuracy problem. Both circuits suffer from current transfer ratio error due to the drain-to-source voltage difference between $M_1$ and $M_2$ seen in Fig. 2(a) or between the voltage difference in sampling and in holding seen in Fig. 2(b).

Despite the above facts, we decided to use the first-generation switched-current circuit for realizing a low-voltage sample-and-hold circuit. This is because the circuit shown in
Fig. 3. A proposed sample-and-hold circuit.

Fig. 2(b) has three switches while that in Fig. 2(a) has only one. The clock feedthrough error of the circuit shown in Fig. 2(b) is larger than that of the circuit in Fig. 2(a). The amount of the clock feed-through error should be strictly controlled to obtain an accuracy of 0.2% or less. In addition to this, the short time interval when all three switches are off exists for the circuit in Fig. 2(b) in order to guarantee the nonoverlap operation of switches between SW3, SW1, and SW2. During this time interval, terminal A becomes floating and the voltage changes. This causes the injection of an additional charge into $C_{gs}$ and produces a current error at the output.

III. FIXING THE NODE VOLTAGE OF A CURRENT MIRROR

The voltage waveform at node A $(V_A)$ in Fig. 2(a) changes as the input current changes and, as a result, $V_{\text{in}M1}$ changes as shown in the figure. This means that the current transfer ratio becomes dependent on the change of input current. This causes distortion in the output current.

In order to avoid the error in the current transfer ratio and the error caused by device parameter mismatch, we propose the circuit shown in Fig. 3. The circuit in Fig. 3 uses the circuit in Fig. 2(a) with an additional low-voltage op-amp and two source resistors. The bias voltage of the op-amp is $V_o$ and it is the same as the drain voltage of $M_2$. Due to the feedback operation of the op-amp, the voltage change at terminal B is suppressed even when the input signal current changes, though the voltage change across a source resistor is newly introduced. The drain-to-source voltages of transistors $M_1$ and $M_2$ now become equal and the error associated with different drain-to-source voltages is eliminated. In addition to this, it becomes possible to use a resistor between the signal source and terminal $B$ in order to convert the input signal voltage into the input signal current of the IC.

However, questions arise as to how the op-amp is constructed under the circumstance of a low supply voltage of 1 V or less and what voltage gain and gain–bandwidth product are needed. Fig. 4 shows the small signal equivalent circuit of the one shown in Fig. 3 in sample mode, including current sources $M_1$, op-amp $A$, and resistor $R_s$. Because for the sake of simplicity op-amp $A$ is assumed to have zero output impedance, it is not necessary to consider the right side of the circuit in Fig. 3.

Fig. 4. Equivalent circuit for the left side of the circuit in Fig. 3.

In Fig. 4, $r_{\text{ein}}$ is the combined output resistor of current sources $I$ and $i_{\text{in}}$, and the output resistance of $M_1$, $C_{in}$ is the stray capacitor at terminal B including the drain-to-gate capacitance of $M_1$, $C_{gs}$, and $g_m$ are the gate-to-source capacitor and the transconductance of $M_1$, respectively, and $v_{\text{in}}$, $v_{gs}$, $v_s$, and $v_{\text{out}}$ are signal voltages at terminal $B$, between the gate and source of $M_1$, across a resistor $R_s$, and at the output, respectively. The gate-to-drain capacitance of $M_1$ has no influence on the signal voltage at the gate of $M_1$ as the output impedance of op-amp $A$ is zero.

From the figure, we obtain the transimpedance $z_f$ as the ratio of $v_{\text{out}}$ to $i_{\text{in}}$ as follows:

$$z_f = \frac{v_{\text{out}}}{i_{\text{in}}} = \frac{(1 + g_mR_s)A}{1 + g_mR_s + A g_m r_{\text{ein}}} \times \frac{C_{gs}R_s}{1 + g_mR_s}s.$$  

(9)

Assuming that the voltage gain $A$ of an op-amp has a first-order roll-off in frequency characteristics such that $A = A_0/(1 + \tau s)$, and that $s^2$ term is small relative to $s$ term and can be neglected, then (9) becomes

$$z_f = \frac{1 + g_mR_s}{1 + g_mR_s + A_0 r_{\text{ein}}} \times \frac{C_{gs}R_s}{1 + g_mR_s}s.$$  

(10)

and $v_{\text{in}}$ at terminal $B$ becomes

$$v_{\text{in}} = \frac{(1 + \tau s)}{A_0} v_{\text{out}} = \frac{(1 + \tau s)}{A_0} z_f i_{\text{in}}.$$  

(11)

In (10) and (11), approximations such as $A_0 g_m r_{\text{ein}} \gg (1 + g_mR_s)$ and $g_mR_s \simeq 1$ are used. For example, $g_m \simeq (1/300) \text{ S}$ and $R_s \simeq 300 \Omega$ in this design. By examining (10), the $-3$-dB roll-off of $v_{\text{out}}$ occurs at the angular frequency

$$\omega_{-3dB} = \frac{r_{\text{ein}}}{2 R_s} \times \frac{A_0}{\tau + C_{in} r_{\text{ein}}}.$$  

(12)
The product $C_{gs}\tau_{on}$ may become close to $\tau$. As $A_0/\tau$ is the unity gain bandwidth $\omega_0$ of the op-amp $A$, $\omega_0 = 3dB$ comes to be approximately $r_{on}\omega_0/4R_s$, and this is higher than $\omega_0$. The maximum signal frequency that the circuit in Fig. 4 processes is only half of the sampling frequency. For the input stage circuit which converts the input signal voltage into current by using an external resistor, 2 kΩ and 300 Ω are used for $r_{on}$ and $R_s$, respectively. At a sampling frequency of 30 MHz, the necessary unity gain bandwidth for the op-amp is calculated to be 9 MHz.

On the other hand, the $\tau_{on}$ at a low frequency is calculated from (11) as approximately $2R_s\tau_{on}/A_0$. When the circuit is used in the input stage of a sample-and-hold circuit that realizes $N$-bit accuracy, it is necessary for $\tau_{on}$ at terminal B to become less than 1/2 LSB of the full-scale input voltage $r_{on}i_{in}$. Therefore,

$$\frac{2R_s\tau_{on}}{A_0} \leq 2^{-N+1}r_{on}i_{in}$$  \hspace{1cm} (13)

is required. This leads the criterion for $A_0$ and it is

$$A_0 \geq \frac{2R_s}{r_{on}2^{-N+1}}$$  \hspace{1cm} (14)

Again, with $N = 10$, $R_s = 300$ Ω and $r_{on} = 2$ kΩ, the minimum value of $A_0$ becomes 56 dB. This value is 10 dB lower than that of the op-amp used in the voltage-based circuit shown in Fig. 1. However, (11) indicates that $\tau_{on}$ increases as the input signal frequency increases. This means that the accuracy in voltage-to-current conversion is degraded as frequency increases. However, this kind of phenomena also happens at the inverting terminal of the op-amp seen in Fig. 1(a). As we have examined, requirements for the dc voltage gain and the unity gain bandwidth of the op-amp are greatly relaxed when the circuit shown in Fig. 3 is used instead of the circuit in Fig. 1.

IV. EFFECT OF THE SOURCE DEGENERATION RESISTORS ON DEVICE MISMATCH

The sample-and-hold circuit shown in Fig. 3 suffers from poor current mirror ratio mismatch due to device parameter mismatch such as $V_{th}$ and $\beta$, where $V_{th}$ is the threshold voltage of a transistor and $\beta = \mu C_{ox}W/L$, $\mu$, $C_{ox}$, $W$, and $L$ are mobility, unit gate capacitance, gate width, and gate length of a transistor, respectively.

The advantage of placing a resistor $R$ at the source terminal of each current mirror transistor is that $V_{th}$ and $\beta$ mismatches in device parameters are suppressed. Fig. 5 shows the concept governing this. The conventional method of realizing a robust design for the $V_{th}$ and $\beta$ variation of a MOS current source is to use a long channel transistor, that is, a transistor with a long gate length as shown in Fig. 5(a). A long-channel MOS transistor $M_{01}$ is considered such that it consists of two different MOS transistors $M_1$ and $M_{11}$ connected in series as shown in Fig. 5(b). The lower part ($M_{11}$) is considered to be a source degeneration resistor because it is operated in the triode operational region as shown in Fig. 5(c). In this paper, the use of two separate MOS transistors in place of one long-channel MOS transistor is proposed as shown in Fig. 5(d). The gate terminal of a transistor $M_{11}$ in Fig. 5(d) is connected to another supply voltage $V_P$ which is higher than the voltage of gate $V_G$ of $M_1$.

The advantage of the circuit shown in Fig. 5(d) is further examined by using the configuration as shown in Fig. 6. Now, the influence of the device parameter mismatch on currents $I_{d1}$ and $I_{d2}$ is analyzed. $M_{01}$, $M_{11}$, and $M_{22}$ in Fig. 6 become the source degeneration resistors in the same manner as shown in Fig. 5(d). First, we will derive the formula for the relative error of the output current in the current mirror circuit having the source degeneration resistors.

We denote the $\beta$ and $V_{th}$ of transistors $M_1$ and $M_2$ as $\beta_1$, $V_{th1}$, and $\beta_2$, $V_{th2}$, respectively. We also denote the degeneration resistors of $M_{11}$ and $M_{22}$ as $R_1$ and $R_2$, respectively, and the average source voltages of $M_1$ and $M_2$ as $V_s$. Then, following the procedure described in [7], we obtain

$$\frac{\Delta I_d}{I_d} = \frac{-\Delta V_{th1}}{2V_s + g_{mU}} + \frac{g_{mU}}{2\beta U} \left( \frac{\Delta \beta U}{\beta U} \right)$$

where $\Delta \beta U = (\beta_1 + \beta_2)/2$, $\Delta \beta U = \beta_1 - \beta_2$, $R = (R_1 + R_2)/2$, $\Delta R = R_1 - R_2$, $I_d = (I_{d1} + I_{d2})/2$, $I_{d1} = I_{d1} - I_{d2}$, $\Delta V_{th1} = V_{th1} - V_{th2}$, and $\Delta g_{mU}/\beta U = g_{mU}/\beta U - V_{gds}U - V_{gds}U$ and $V_{gds}U$ are the average gate-to-source voltage and the threshold voltage of $M_1$ and $M_2$, respectively.

The degeneration resistor is formed by using a transistor in a triode operational region as shown in Fig. 5(d). As $V_{th}$ and $\beta$ varies in this transistor, the resistive value also varies. The relative error can be calculated as follows:

$$\frac{\Delta R}{R} = \frac{\Delta V_{thR}}{V_P - V_{thR}} - \left( \frac{\Delta \beta R}{\beta R} \right)$$  \hspace{1cm} (15)

where $V_{thR}$ and $\beta_R$ are the $V_{th}$ and $\beta$ of a transistor used as a degeneration resistor.

The overall relative error is obtained by substituting (16) into (15). Now, let’s take the gate area of a transistor into account.
because the amount of the $V_{th}$ and $\beta$ variation is inversely proportional to the square root of the gate area [8]. It then becomes convenient to express the relative error by converting it to the form of standard deviation. It becomes

$$\frac{\sigma(I_l)}{I_d} \sim \frac{1}{V_s^2 L_\sigma W_U} \times \left\{ \frac{\sigma(V_{th\sigma})^2}{(g_m U/2\kappa)^2} \left( \frac{\sigma(\beta U)^2}{\beta^2} \right) \right\} + \frac{1}{L \sigma W_R} \left\{ \frac{\sigma(V_{th\sigma})^2}{(V_P - V_{th\sigma})^2} + \left( \frac{\sigma(\beta R)^2}{\beta R^2} \right) \right\}$$

(17)

where $L_\sigma$, $L$, $W_U$, and $W_R$ are the average gate length and the average gatewidth of transistors $M_1$ and $M_2$, and $M_{11}$ and $M_{22}$, respectively.

The first term in (17) indicates that the $V_{th}$ and $\beta$ variation of a transistor $M_1$ or $M_2$ are suppressed by the ratio of $1/V_s$ and $g_m U/2\kappa V_U$. Usually, $V_s \gg (g_m U/2\kappa)$. The second term in (17) also indicates that the $V_{th}$ variation of a transistor used as a degeneration resistor is suppressed if $V_P$ is greater than $V_G$ which is the voltage used in a conventional way.

However, this comparison is not fair because the value of the degeneration resistor shown in Fig. 5(d) is smaller than that in Fig. 5(b) when $V_P \geq V_G$. In order to obtain the same degeneration resistor value, $W_R$ in Fig. 5(d) should be set smaller than that in Fig. 5(b) by the ratio of $(V_G - V_{th\sigma})/(V_P - V_{th\sigma})$. Substituting this ratio into the second term in (17) yields

$$2\text{nd term} = \frac{1}{L \sigma W_R} \left\{ \frac{\sigma(V_{th\sigma})^2}{(V_G - V_{th\sigma})(V_P - V_{th\sigma})} + \frac{V_P - V_{th\sigma}}{V_G - V_{th\sigma}} \frac{\sigma(\beta R)^2}{\beta R^2} \right\}.$$ 

(18)

$V_{th}$ variation is still suppressed as indicated by (18) because $V_P \geq V_G$. In this case, however, the $\beta$ variation increases by the ratio of $(V_P - V_{th\sigma})/(V_G - V_{th\sigma})$. The overall error, however, still decreases because the $V_{th}$ variation is dominant and is greater than the $\beta$ variation.

V. DESIGN OF A SAMPLE-AND-HOLD CIRCUIT

The current-based sample-and-hold circuit was designed by using the device parameters of a 0.35-$\mu$m CMOS process. In order to reduce the clock feedthrough error and offset current, a differential configuration is adopted by using two identical channels, as shown in Fig. 7. As the difference of current between $M_{10}$ and $M_{13}$ is taken at the output, the output current value is doubled relative to the input current value. The difference signal for $M_{13}$ is obtained from a node in channel 2, which corresponds to terminal C in channel 1.

As for the clock feedthrough error, it does not become a problem to obtain 0.1% of linearity if the sample switch size is small (6 $\mu$m in width and 0.35 $\mu$m in length in this design), if the differential configuration is adopted to cancel out the clock feedthrough by utilizing the common mode rejection characteristic, and if a small capacitor (0.3 pF in this design) is added to the gate of the mirror transistor in order to increase capacitance that absorbs the feedthrough charge. Below $-60$ dB of generated harmonics was confirmed by the simulation. However, the amount of the clock feedthrough changes in this design as the input signal current changes. The source or drain voltage change of a switch transistor due to the input current change becomes opposite between channel 1 and channel 2. As the different amount of clock feedthrough is observed there, they can’t be cancelled out completely. Therefore, it is better to set the gate-to-source or -drain voltage of a switch transistor constant as proposed in [2] if less than 0.1% of linearity is necessary.

There are three current mirror circuits per channel, two of which have sample switches. The circuit performs double sampling. This is a provision for relaxing the slewing criteria of the circuit in a pipelined ADC because no input signal change during the one sampling period is seen. In order to further reduce the nonlinearity of the current transfer ratio in a current mirror circuit due to the small voltage variation at the drain terminals of a transistor, the direction of current increase and decrease is chosen to be opposite in these two current mirrors. That is, when the input signal current increases, the current in $M_{12}$ increases while the current in $M_{13}$ decreases. Transistors $M_{13}$, $M_{14}$, $M_{17}$, $M_{6}$, $M_{11}$, $M_{12}$, and $M_{14}$, whose gates are connected either to the supply voltage or to the ground, act as resistors.

The first-stage operational amplifier Op1 shown in Fig. 7 consists of a common-gate type transistor amplifier $M_{e2}$ and a folded-cascode type output stage. An operational amplifier Op2 or Op3 consists of a conventional type of differential circuit. The drain terminal of $M_{13}$ is connected to the IN terminal and a capacitor is connected between the IN terminal and the source of $M_{13}$ in order to obtain phase margin to prevent oscillation. Op2 and Op3 also have capacitors for avoiding oscillation. As an external resistor is connected to the IN terminal, the voltage gain of $M_{14}$ becomes low and Op1 should compensate for this. This is because the first-stage op-amp has a different configuration from the others.

This sample-and-hold circuit operates from a 1 V or less supply voltage. The source or drain voltage of a switch transistor is set around 0.5 V and the $V_{th}$ is 0.35 V, and, therefore, 1 V is considered the minimum voltage for the switch control; however, the switch on-resistance becomes large. When the on-resistance increases, the high frequency characteristic deteriorates [9]. In order to reduce the on-resistance, the gate voltages of analog switches are boosted by using the circuit.
shown in Fig. 8. The voltage is boosted by storing the charge into a capacitor and applying an offset voltage to one terminal of a capacitor. In this type of voltage-boosted circuit, the existence of any discharge path from the node under boosted voltage should be eliminated. For this purpose, a PMOS transistor $M_4$ with its gate and bulk terminals connected to the drain is placed between $M_3$ and terminal B as shown in the figure. No path including parasitic diodes exists when the voltage at terminal B becomes boosted. However, due to $M_4$, the boosted voltage at terminal B is slightly reduced by the amount of $\alpha$, which is the threshold voltage of a PMOS transistor and is $0.3$–$0.35$ V in this design. The boosted voltage at terminal B is used as the supply voltage for an inverter $M_5$ and $M_6$, resulting in the output voltage from 0 to $(2V_{DD} - \alpha)$. This value becomes about 1.7 V when the supply voltage is 1 V. Although the drain-to-source voltage of $M_5$ and $M_6$ becomes higher than $V_{DD}$, it is only 1.7 V and there occurs no reliability problem in the 0.35-$\mu$m process. The necessary control voltage for switches to keep the distortion level below $-60$ dB was around 1.7 V in simulation.

VI. EXPERIMENTAL RESULTS

The circuit is fabricated by using 0.35-$\mu$m CMOS technology, with the $V_{th}$ values of $+0.35$ V for NMOS and $-0.35$ V for PMOS. Fig. 9 shows a microphotograph of the chip. In the performance evaluation, the supply voltage is applied by the voltage source and is converted to current by connecting an external resistor of 2 k\Omega to the IN terminal of a sample-and-hold circuit. This sample-and-hold circuit is intended for use in the first bit-block of a current-based 10-b pipelined ADC. The output of a sample-and-hold circuit is connected to the input of the sample-and-hold circuit in the next bit-block [10]; therefore, the output voltage also becomes fixed. Only current addition and subtraction is performed in between bit-blocks.

Table I shows the measurement results of the static linearity between the input terminal and the corresponding output terminal. $I_{in+}$ and $I_{in-}$ are the input currents which flow into and flow back from the input terminal, respectively, while $I_{out-}$ and $I_{out+}$ are the output currents which flow into and flow out of the output terminal, respectively. The full-scale input is 400 $\mu$A and the full-scale output current is 800 $\mu$A. Considering the 10-b pipelined ADC, the static linearity required for the sample-and-hold circuit in the first-stage bit-block is less than 0.2% in current transfer ratio. In this case, it should be between 2.004 and 1.996 and is calculated in Table I. In this table, the current transfer ratio seems to be shifted from the desired value 2 to 2.02. This is because the $g_m$ of $M_{c2}$ shown in Fig. 7 becomes slightly larger than that of $M_{c1}$. As the drain of $M_{a1}$ in Op1 is connected to the IN terminal, the drain-to-source voltage of $M_{a1}$ becomes smaller than that of $M_{a2}$, and this causes the voltage at IN terminal goes low (approximately 10 mV) relative to $V_{bias}$. As a result, the drain-to-source voltage of $M_{a1}$ becomes smaller than that of $M_{a2}$, and the current flowing through $M_{a2}$ becomes larger than that of $M_{a1}$. There might be another cause from the device mismatch; however, it is not possible to analyze the effect because the number of samples is very small. The deviation, however, is limited to 0.009 in total for the 320 $\mu$A of input current change. This indicates the possibility of obtaining 10-b accuracy within this input current range. The current transfer ratio decreases when the input current range increases. The accuracy decreased to about a 9-b equivalent when the full-scale input current was applied. Though the offset is observed when the input current is zero, it is expected to be compensated for by the digital correction logic in an ADC.

Next we describe the circuit’s dynamic performance. Fig. 10 shows a photograph of the input and the output waveforms. The upper waveform is a 3-MHz full-scale input signal and the lower is the output waveform. The sampling rate is 30 MS/s and $V_{CC}$ is 1 V. The input signal is applied through a 2-k\Omega resistor, while the output signal is obtained by converting output currents into voltages by using external operational amplifiers. The figure confirms the 30-MS/s and 1-V operation.

Fig. 11 shows the results of the beat frequency test with the input signal frequency close to half of the sampling frequency. The sampling rate is 30 MS/s and the input signal frequency is
14.98 MHz with $-10$ dB of the full-scale level. It is observed that the overall gain has a $3\times4$-dB peak at around 15 MHz, implying a phase margin problem. In order to avoid the saturation of the signal at internal nodes, the input signal is reduced to $-10$ dB. The full-scale level corresponds to the input current of $\pm200\ \mu$A. The beat frequency test checks the slew-rate characteristic of the internal circuit because the maximum and the minimum outputs appear alternately at the vicinity of the peak amplitude. As the deterioration of the response is small, it is possible to handle the input signal up to the Nyquist frequency.

Fig. 12 shows the frequency spectrum of the output waveform. The input is $10$ dB of the full-scale level with a frequency of 1.32 MHz. The sampling frequency is 30 MS/s. A 1-MHz input bandpass filter is used to effectively suppress the second and third harmonics by applying a slightly shifted 1.32-MHz signal. The second and third harmonics levels of the input signal of $-10$ dB of the full-scale level is $-63$ dB and below $-70$ dB, respectively. Even in this setup, the harmonic level of the input signal still exceeds $-60$ dB when a full-scale level is applied. Therefore, the input level is reduced to $-10$ dB. The second and third harmonics of the output signal are measured as $-55$ and $-63$ dB in the differential configuration of the measurement setup. As the noise level is $-66$ dB with the 100kHz of read bandwidth when $-10$ dB of full-scale input is applied, the SNR is measured as 56 dB. When the sampling frequency is 20 MHz, the second harmonic becomes $-58$ dB. In the evaluation circuit, the output current to voltage converter is configured by external resistors, and external operational amplifiers with phase compensation capacitors. The cut-off frequency of the circuit is set approximately at 15 MHz, and the decrease in noise level shown in Fig. 12 at high frequencies accounts for this time constant.

Fig. 13 shows the SNR characteristics. The dotted line shows the SNR when the sampling frequency is 30 MHz and the supply voltage is 1 V. Even when the input signal frequency increases, the deterioration of the SNR is small up to the Nyquist frequency. The sample-and-hold circuit was operated down to 0.85 V of the supply voltage. In this case, however, the input full-scale current is reduced to $\pm100\ \mu$A from $\pm200\ \mu$A. The sampling frequency should also be reduced to 20 MS/s. Nevertheless, 50 dB of SNR is obtained and this verifies the below $-1$-V operation of the sample-and-hold circuit.

The sample-and-hold circuit consumes 3 mW from the 1-V power supply. This circuit adopts the double-sampling scheme and differential configuration. This increases the power consumption almost four times that of the simplest one as shown in Fig. 14.
Fig. 3. The power can be managed when the requirement for accuracy is relaxed in the lower bit-block of an ADC. The overall performance is summarized in Table II.

VII. CONCLUSION

A 1-V or below operational, 30-MS/s sample-and-hold circuit having an SNR of 56 dB has been designed, fabricated, and evaluated by using a 0.35-μm CMOS process toward the realization of a below-1-V operational low-power pipelined ADC. In this design, a current-based circuit approach is used in order to relax the criteria posed to the dc gain and gain-bandwidth product of an operational amplifier of a voltage-based design. The chip evaluation results show that its dynamic performance is suitable for the ADC. However, the dc linearity was limited to the 9-b equivalent level. Although the source degeneration resistor scheme has been adopted to relax device mismatch, and the differential configuration is used to reduce the clock feedthrough, an improvement of dc linearity is still necessary.

REFERENCES


Yasuhiro Sugimoto (M’76) received the B.E. degree from the Tokyo Institute of Technology, Tokyo, Japan, in 1973, the M.E. degree from the University of Michigan, Ann Arbor, Michigan, in 1980, and the Ph.D. degree in engineering from the Tokyo Institute of Technology in 1991.

He joined Toshiba Semiconductor Group in 1973 and engaged in the development of analog VLSIs. Since 1992, he has been with the Faculty of Science and Engineering, Chuo University, Tokyo, where he is now a Professor in the Department of Electrical, Electronic, and Communication Engineering. His main interest is the design and development of new circuits in mixed-signal and RF LSIs. He is the author of three books.

Dr. Sugimoto is a Member of the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan and the Japan Consulting Engineers Association. He is the recipient of the 1989 Best Paper Award of the European Solid-State Circuits Conference and the 1998 IEICE Best Paper Award.